Srinivasan Subramaniyan
Computer Science · The Ohio State University
Publications
14
Citations
101
Est. group size
~1
Recurring co-author estimate
Active years
7
Publishing since 2020
This researcher works on optimizing GPU systems, focusing on scheduling, power management, and resource allocation for both real-time embedded systems and large-scale AI data centers. Earlier work centered on designing efficient error-correcting code decoders (LDPC) and hardware accelerators using FPGAs and GPUs. The overall focus blends systems-level performance engineering with hardware-aware optimization for machine learning workloads.
Publication output was low and intermittent from 2017-2024 but has grown sharply in 2025-2026, suggesting increasing recent activity.
Generated by claude-sonnet-5 from public bibliographic data · Jul 20, 2026
- CATS: Correlation-aware Task Scheduling for GPU Power Optimization in AI Data Centers
2026
- DySM: Dynamic Scaling of GPU Streaming Multiprocessor in Spatially Shared Real-Time Embedded GPU Systems
Open MIND · 2026
- DySM: Dynamic Scaling of GPU Streaming Multiprocessor in Spatially Shared Real-Time Embedded GPU Systems (Artifact)
Dagstuhl Research Online Publication Server · 2026
- FC-GPU: Feedback Control GPU Scheduling for Real-time Embedded Systems
ACM Transactions on Embedded Computing Systems · 2025
- Power Capping of GPU Servers for Machine Learning Inference Optimization
2025
- Exploiting ML Task Correlation in the Minimization of Capital Expense for GPU Data Centers
2025
- SEEB-GPU: Early-Exit Aware Scheduling and Batching for Edge GPU Inference
2025
- Latency-Guaranteed Co-Location of Inference and Training for Reducing Data Center Expenses
2024
- OptiCPD: Optimization For The Canonical Polyadic Decomposition Algorithm on GPUs
2023
- Enabling High-Level Design Strategies for High-Throughput and Low-Power NB-LDPC Decoders
IEEE Design and Test · 2022
- MAPPARAT: A Resource Constrained FPGA-Based Accelerator for Sparse-Dense Matrix Multiplication
2022
- A Survey on High-Throughput Non-Binary LDPC Decoders: ASIC, FPGA, and GPU Architectures
IEEE Communications Surveys & Tutorials · 2021
- Gbit/s Non-Binary LDPC Decoders: High-Throughput using High-Level Specifications
2020
- Pushing the Limits of Energy Efficiency for Non-Binary LDPC Decoders on GPUs and FPGAs
2020
- IEEE Communications Surveys & Tutorials×1
- ACM Transactions on Embedded Computing Systems×1
- IEEE Design and Test×1
- Open MIND×1
- Dagstuhl Research Online Publication Server×1
- Tao Li
Computer Science · Purdue University West Lafayette
- Pedro Fonseca
Computer Science · Purdue University West Lafayette
- Mithuna Thottethodi
Computer Science · Purdue University West Lafayette
- Mustafa Abduljabbar
Computer Science · The Ohio State University
- Mengchi Zhang
Computer Science · Purdue University West Lafayette
This profile was generated automatically from public scholarly data (OpenAlex). Group size and activity levels are estimates derived from co-authorship patterns.
Last updated Jul 19, 2026.
Claim or correct this profile